• Avionics Hardware FPGA Design and Verification Engineer

    Job Locations US-WA-Kent
    New Glenn
    Job ID
  • Overview

    As part of a small, passionate and accomplished team of experts, you will develop new digital architectures as well as define and implement your designs on flight hardware.  You will be an integral member of the engineering team dedicated to the development of digital solutions for space flight avionics. This position will directly impact the history of space exploration and will require your dedicated commitment and detailed attention towards safe and repeatable spaceflight.


    • Developing requirements with cross-functional teams
    • Digital architecture development, sizing and design
    • HDL development with verification in mind; floorplanning, test benching
    • Hands-on debugging and testing
    • Integration of FPGA designs in various avionics systems
    • Ability to anticipate, troubleshoot, and resolve issues in a fast paced, hands-on, team environment


    • Bachelor of Science in Electrical or Computer Engineering, or other related disciplines.
    • Demonstrated FPGA/HDL design/verification work experience in Verilog or VHDL
    • Experience with FPGAs and CPLDs from vendors: Xilinx, Altera, Microsemi (Actel), and/or Lattice
    • Experience with FPGA design and verification tools
    • Experience integrating embedded systems; software, firmware and hardware
    • Must be a U.S. citizen or permanent resident (current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum


    • Experience with Riviera, Modelsim, or Questasim simulators
    • Experience with Synopsys tools for design
    • Experience with AXI and AHB interfaces
    • Understanding of SystemC
    • High-reliability design and verification using System Verilog
    • Understanding of datapath pipelines, state machines, discrete/digital arithmetic operations
    • Programming and scripting skills: C, C++, TCL, bash, PERL, Python, batch, MATLAB
    • Experience with advanced verification techniques: Assertion-Based Verification, UVM, and/or Constrained Random Verification.
    • MATLAB / Simulink Autocoding to HDL
    • Digital Signal Processing on FPGA / ASIC
    • Familiarity with DO-254 and/or other development assurance processes


    Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
    Share on your newsfeed